04342084 is referenced by 32 patents and cites 3 patents.

Method and means for validating any BSM in main storage while main storage remains available for normal system operation by all CPUs in the system. The system has plural sets of BSMs in which any set can be operationally fenced from system operation in order to validate any BSM in the fenced set, while the system normally operates with the unfenced set(s) of BSMs comprising main storage. Each BSM set has a BSM controller which is integrated with a hardware BSM tester. All cells in and the addressing circuits to any BSM can be tested by incrementing line addresses through the BSM while comparing a true pattern and then a complement pattern, and then decrementing line addresses through the BSM comparing the complement pattern and then the true pattern. The BSM testers use level sensitive scan design (LSSD) circuits in the BSM controller to serially communicate with a system service processor in response to commands from the service processor and interrupt signals from the BSM tester. A marker mask in each BSM tester permits BSM testing continuity after each interrupt signal. Between commands, the BSM tester can operate automatically and in parallel with the service processor.

Title
Main storage validation means
Application Number
6/176827
Publication Number
4342084
Application Date
August 11, 1980
Publication Date
July 27, 1982
Inventor
Arthur J Sutton
Cold Spring
NY, US
Gordon S Sager
Salt Point
NY, US
Agent
Bernard M Goldman
Assignee
International Business Machines Corporation
NY, US
IPC
G11C 29/00
G06F 11/10
View Original Source