04303993 is referenced by 96 patents and cites 2 patents.

A memory subsystem includes at least one up to a number of memory module boards identical in layout and construction. The board includes a number of memory chips which are positioned in a number of physical row locations together providing a predetermined number of addressable contiguous memory locations corresponding to a predetermined increment of memory capacity. The board includes a set of switches whose input terminals are connected to receive predetermined ones of a plurality of address signals. These predetermined signals are coded specifying the segments of memory being accessed. The signals applied to the switch output terminals are logically combined and the resulting signal is applied to a group of memory present circuits connected to receive other ones of the address signals representative of the row of chips being addressed. By altering the set of switches, the group of memory present circuits can be conditioned to generate an output signal for indicating that the same increment is present for accessing within any one of a number of different segments thereby enabling the same board to be used in any available address slot position.

Title
Memory present apparatus
Application Number
6/83438
Publication Number
4303993
Application Date
October 10, 1979
Publication Date
December 1, 1981
Inventor
Chester M Nibby Jr
Peabody
MA, US
William Panepinto Jr
Tewksbury
MA, US
Agent
Ronald T Reiling
Nicholas Prasinos
Faith F Driscoll
Assignee
Honeywell Information Systems
MA, US
IPC
G11C 13/00
View Original Source