04050097 is referenced by 93 patents and cites 6 patents.

Data transfer synchronization is achieved in a data processing system by a transferring unit enabling a clock cycle stall mechanism each time a transfer is attempted, disabling such mechanism upon receipt of a predetermined response from the receiving unit, the mechanism actually producing a clock cycle stall if such predetermined response is delayed beyond the duration of the clock cycle. Further, such stall mechanism is enabled in a receiving unit before the expected receipt of information, and actually produces a clock cycle stall if such response is so delayed.

Title
Synchronization technique for data transfers over an asynchronous common bus network coupling data processing apparatus
Application Number
5/727194
Publication Number
4050097
Application Date
September 27, 1976
Publication Date
September 20, 1977
Inventor
Richard A Lemay
Bolton
MA, US
Virendra S Negi
Pepperell
MA, US
Ming T Miu
Chelmsford
MA, US
Agent
Nicholas Prasinos
Ronald T Reiling
John S Solakian
Assignee
Honeywell Information Systems
MA, US
IPC
G06F 1/04
View Original Source