04025771 is referenced by 97 patents and cites 5 patents.

Control for overlapping instruction execution in an arithmetic unit is provided by stepping a sequence of instructions through a plurality of registers connected in cascade and separately decoding each instruction in a register for control of a corresponding stage in one or more data processing paths, each comprising stages through which data being processed is stepped, each stage corresponding to only one register of the control pipeline. The output of the decoder of each instruction register controls the required operations in the corresponding stage of the data pipeline. Automatically indexed indirect addressing is provided by use of pointers for data sources and destinations as required in the execution of every instruction in order to facilitate highly iterative and structured operations on blocks or arrays of data.

Title
Pipe line high speed signal processor
Application Number
5/454339
Publication Number
4025771
Application Date
March 25, 1974
Publication Date
May 24, 1977
Inventor
Lee W Tower
Los Angeles
CA, US
David D Lynch Jr
Northridge
CA, US
Agent
Walter J Adam
W H MacAllister
Assignee
Hughes Aircraft Company
CA, US
IPC
G06F 15/00
G06F 7/38
View Original Source