2284081-A is referenced by 4 patents.

A computing system 50 includes N symmetrical computing engines having N cache memories joined by a system bus 12. The computing system includes a global run queue (54), an FPA global run queue, and N affinity run queues (58). Each engine is associated with one affinity run queue, which includes multiple slots. When a process first becomes runnable, it is typically attached to one of the global run queues. A scheduler allocates engines to processes and schedules the processes to run on the basis of priority and engine availability. The system keeps track of the number of processes queued to each processor and can transfer a process from one processor to another with a shorter queue.

Title
Cache affinity scheduler
Application Number
GB19940025745 19920819
Publication Number
2284081 (A)
Application Date
August 19, 1992
Publication Date
May 24, 1995
Inventor
Valencia Andrew J
Assignee
Sequent Computer Systems
US
IPC
G06F 09/46
G06F 12/08
G06F 09/46
G06F 12/08
G06F 09/50
View Original Source Download PDF