2234613-A is referenced by 10 patents and cites 2 patents.

An apparatus and method are disclosed for switching the context of state elements of a very fast processor within a clock cycle when a cache miss occurs. To date, processors either stay idle or execute instructions out of order when they encounter cache misses. As the speed of processors become faster, the penalty for a cache miss is heavier. Having multiple copies 8, 10, 11 of state elements on the processor and coupling them to a multiplexer permits the processor to save the context of the current instructions and resume executing new instructions within one clock cycle. The invention is particularly useful for minimizing the average instruction cycle time for a pipelined processor 6 with a main memory access time exceeding 15 processor clock cycles. The number of processes who's states are duplicated may be large.

Title
Method and apparatus for switching contexts in a microprocessor
Application Number
GB19900004703 19900302
Publication Number
2234613 (A)
Application Date
March 2, 1990
Publication Date
February 6, 1991
Inventor
Okin Kenneth
Assignee
Sun Microsystems
US
IPC
G06F 09/46
G06F 12/00
G06F 09/46
G06F 09/38
G06F 12/08
G06F 12/00
G06F 09/48
G06F 09/46
G06F 09/38
G06F 12/08
View Original Source Download PDF