0572262-A2 is referenced by 52 patents and cites 12 patents.

A decoder for compressed video signals comprises a central processing unit (CPU), a dynamic random access memory (DRAM) controller, a variable length code (VLC) decoder, a pixel filter and a video output unit. The microcoded CPU performs dequantization and inverse cosine transform using a pipelined data path, which includes both general purpose and special purpose hardware. In one embodiment, the VLC decoder is implemented as a table-driven state machine where the table contains both control information and decoded values.

Title
Decoder for compressed video signals.
Application Number
EP19930304151 19930527
Publication Number
0572262 (A2)
Application Date
May 27, 1993
Publication Date
December 1, 1993
Inventor
Chai Eric Chi Wang
US
Purcell Stephen C
US
Galbi David E
US
Assignee
C Cube Microsystems
US
IPC
H04N 07/133
H04N 07/50
H04N 07/30
H04N 07/26
H04N 05/937
H03M 07/40
G06T 09/00
H03M 07/30
H04N 07/50
H04N 07/30
H04N 07/26
H04N 05/937
H03M 07/40
G06T 09/00
H03M 07/30
View Original Source Download PDF