0268289-A2 is referenced by 5 patents and cites 4 patents.

For sufficient diagnostic operation, there is disclosed a semiconductor memory device having a write-in mode, a read-out mode and a diagnostic mode, comprising; a) a check-bit producing circuit (52) operative to produce check-bits based on data bits of a data information supplied from the outside thereof in the write-in mode; b) a plurality of memory cell groups (53) each capable of storing the data bits of the data information and the check bits produced by the check-bit producing circuit; c) an error detecting circuit (56) operative to identify at least one error bit opposite in logic level from the corresponding data bit on the basis of the data information stored in the memory cell group and to produce an output signal consisting of a plurality of data bits and representing the error bit, if any, in the read-out mode or the diagnostic mode; d) an error correction circuit (57) supplied with the data bits of the data information stored in the memory cell group and the output signal produced by the error detecting circuit and operative to change the error data bit to the correct data bit in the read-out mode or the diagnostic mode; and e) a test pattern producing circuit (60) operative to produce dummy bits having an error data bit and check bits produced on the basis of data bits without the error data bit and supplying the dummy bits to the error detecting circuit in the diagnostic mode. )

Title
Semiconductor memory device.
Application Number
EP19870117063 19871119
Publication Number
0268289 (A2)
Application Date
November 19, 1987
Publication Date
May 25, 1988
Inventor
Hashimoto Kiyokazu C O Nec Cor
Assignee
Nippon Electric Co
JP
IPC
G11C 29/00
G06F 11/26
G06F 11/10
G11C 29/04
G11C 29/02
G11C 29/00
G06F 11/267
G06F 11/10
G06F 12/16
G11C 29/42
G11C 29/36
G11C 29/02
G11C 29/00
G06F 11/267
G06F 11/10
G06F 12/16
View Original Source Download PDF